



TET ESTEL AS
ESTONIA

**May
2013**

**Series
TL271-250**

Avalanche Stud Mounted Thyristor Type TL271-250

Center amplifying gate

Guaranteed avalanche power dissipation in reverse direction

Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	250 A
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	600 ÷ 1100 V
Turn-off time	t_q	80; 100; 125 µs
U _{DRM} , U _{RRM} , V	600	700
Voltage code	6	7
T _{vj} , °C	- 60 ÷ 140	

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	TL271-250	Conditions
I _{TAV}	Mean on-state current	A	250 280	T _c =104 °C, T _c =100 °C 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	392	T _c =104 °C
I _{TSM}	Surge on-state current	kA	8,0 9,0	T _{vj} =140°C T _{vj} =25°C
I ² t	Limiting load integral	kA ² s	320 405	T _{vj} =140°C T _{vj} =25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	600÷1100	T _j min≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSM}	Non-repetitive peak off-state and reverse voltage	V	660÷1210	T _j min≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open
(dI/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	250 125	T _{vj} =140°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGm}	Peak reverse gate voltage	V	5	T _j min≤T _{vj} ≤T _{jM}
P _{RSm}	Surge reverse power dissipation	kW	40	T _{vj} =140°C; tp = 10µs 180° half-sine wave
T _{stg}	Storage temperature	°C	-60÷80	
T _{vj}	Junction temperature	°C	-60÷140	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	1,9	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,2	T _{vj} =140°C
R _T	On-state slope resistance	mΩ	0,9	1,57 I _{TAV} < I _t <4,71 I _{TAV}
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	35 35	T _{vj} =140°C, U _d =U _{DRM} U _R = U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	TL271-250	Conditions
I _L	Latching current	A	0,7	T _{VJ} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I _H	Holding current	A	0,3	T _{VJ} =25°C, U _D =12V, Gate open
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	T _{VJ} =25°C, T _{VJ} =-60°C UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	T _{VJ} =25°C, T _{VJ} =-60°C
U _{GD}	Gate non-trigger direct voltage	V	0,4	T _{VJ} =140°C, UD = 0,67 U _{DRM} Direct gate current
I _{GD}	Gate non-trigger direct current	mA	6	
t _{gd}	Delay time	μs	1,6	T _{VJ} =25°C, UD=500V IT _M = 250 A
t _{gt}	Turn-on time	μs	3,2	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t _q	Turn-off time	μs	80÷125	T _{VJ} =140°C, IT _M =250 A di _R /dt=10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs
Q _{rr}	Recovered charge	μC	600	T _{VJ} =140°C, IT _M =250 A dir/dt=10 A/μs, UR=100V
t _{rr}	Reverse recovery time	μs	6	
I _{RRM}	Peak reverse recovery current	A	200	
(dU _D /dt) _{crit}	Critical rate of rise of off-state voltage	V/μs	500 1000	T _{VJ} =140°C, UD = 0,67 U _{DRM} Gate open
R _{thjc}	Thermal resistance junction to case	°C/W	0,08	Direct current

ORDERING						
	TL	271	250	11	7	0
	1	2	3	4	5	6

1. Avalanche thyristor
2. Design version
3. Mean on-state current, A
4. Voltage code (11=1100 V)
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$)
6. Group of turn-off time (du_D/dt=50 V/μs, X2 ≤ 125 μs, 4 ≤ 100 μs, B3 ≤ 80 μs, 0- not limited)



Tightening torque : 40 ÷ 60 Nm
Weight : 480 grams