



**Series  
TL233-400**

**Avalanche Press-Pack Thyristor  
Type TL233-400**

Center amplifying gate

Guaranteed avalanche power dissipation in reverse direction

Designed for traction and industrial applications

Maximum mean on-state current	<b>I<sub>TAV</sub>      400 A</b>					
Maximum repetitive peak off-state and reverse voltage	<b>U<sub>DRM</sub>      600 ÷ 1100 V</b>					
Turn-off time	<b>t<sub>q</sub>      80; 100; 125 µs</b>					
U <sub>DRM</sub> , U <sub>RRM</sub> , V	600	700	800	900	1000	1100
Voltage code	6	7	8	9	10	11
Tvj, °C	- 60 ÷ 140					

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	TL233-400	Conditions
I <sub>TAV</sub>	Mean on-state current	A	400 690	Tc=102 °C, Tc=55 °C 180° half-sine wave, 50 Hz
I <sub>TRMS</sub>	RMS on-state current	A	628	Tc=102 °C
I <sub>TSM</sub>	Surge on-state current	kA	8,0 9,0	Tvj=140°C Tvj=25°C
I <sup>2</sup> t	Limiting load integral	kA <sup>2</sup> s	320 405	Tvj=140°C Tvj=25°C
U <sub>DRM</sub> , U <sub>RRM</sub>	Repetitive peak off-state and reverse voltage	V	600÷1100	Tj min≤Tvj≤TjM 180° half-sine wave, 50 Hz Gate open
U <sub>DSM</sub> , U <sub>RSM</sub>	Non-repetitive peak off-state and reverse voltage	V	660÷1210	Tj min≤Tvj≤TjM 180° half-sine wave tp=10 ms, Single pulse Gate open
(di/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	250 125	Tvj=140°C ; UD=0,67 U <sub>DRM</sub> , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U <sub>RGM</sub>	Peak reverse gate voltage	V	5	Tj min≤Tvj≤TjM
P <sub>RSR</sub>	Surge reverse power dissipation	kW	40	Tvj=140°C; tp = 10µs 180° half-sine wave
T <sub>stg</sub>	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷140	


**CHARACTERISTICS**

U <sub>TM</sub>	Peak on-state voltage	V	2,2	Tvj=25°C, I <sub>TM</sub> =3,14 I <sub>TAV</sub>
U <sub>T(TO)</sub>	Threshold voltage	V	1,2	Tvj=140°C
R <sub>T</sub>	On-state slope resistance	mΩ	0,9	1,57 I <sub>TAV</sub> < I <sub>T</sub> <4,71 I <sub>TAV</sub>
I <sub>DRM</sub> I <sub>RRM</sub>	Repetitive peak off-state and reverse current	mA	35 35	Tvj=140°C, UD = U <sub>DRM</sub> UR = U <sub>RRM</sub>

CHARACTERISTICS				
Symbols and parameters		Units	TL233-400	Conditions
I <sub>L</sub>	Latching current	A	0,7	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I <sub>H</sub>	Holding current	A	0,3	Tvj=25°C, UD=12V, Gate open
UGT	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C UD=12V
IGT	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C
UGD	Gate non-trigger direct voltage	V	0,4	Tvj=140°C, UD = 0,67 UDRM
IGD	Gate non-trigger direct current	mA	6	Direct gate current
t <sub>gd</sub>	Delay time	μs	1,6	Tvj=25°C, UD=500V ITM = 400 A
t <sub>gt</sub>	Turn-on time	μs	3,2	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t <sub>q</sub>	Turn-off time	μs	80÷125	Tvj=140°C, ITM =400 A di <sub>R</sub> /dt =10 A/μs, UR=100V UD = 0,67 UDRM du <sub>D</sub> /dt=50 V/μs
Qrr	Recovered charge	μC	700	
trr	Reverse recovery time	μs	6	
Irrm	Peak reverse recovery current	A	230	
(dud/dt)crit	Critical rate of rise of off-state voltage	V/μs	500 1000	Tvj=140°C, UD = 0,67 UDRM Gate open
Rthjc	Thermal resistance junction to case	°C/W	0,045	Direct current, double side cooled

ORDERING						
	TL	233	400	11	7	4
	1	2	3	4	5	6

1. Avalanche thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (11=1100V).
5. Critical rate of rise of off-state voltage ( $6 \geq 500 \text{ V}/\mu\text{s}$ ,  $7 \geq 1000 \text{ V}/\mu\text{s}$ ).
6. Group of turn-off time ( $\text{du}_D/\text{dt}=50 \text{ V}/\mu\text{s}$ ,  $X2 \leq 125 \mu\text{s}$ ,  $4 \leq 100 \mu\text{s}$ ,  $B3 \leq 80 \mu\text{s}$ , 0-not limited).



Tightening torque : 9 ÷ 12 kN  
Weight : 120 grams