



**TET ESTEL AS**  
ESTONIA

**January  
2015**

**Series  
TFI443-400**

Low switching losses  
Low reverse recovery charge  
Distributed amplified gate for high di/dt

**High Frequency Inverter grade  
Capsule Thyristor  
Type TFI443-400**

Maximum mean on-state current	<b>I<sub>TAV</sub></b>	<b>400 A</b>
Maximum repetitive peak off-state and reverse voltage	<b>U<sub>DRM</sub></b>	<b>2600 ÷ 3200 V</b>
Turn-off time	<b>U<sub>RRM</sub></b>	<b>t<sub>q</sub></b>
U <sub>DRM</sub> , U <sub>RRM</sub> , V	2600	2800
Voltage code	26	28
Tvj, °C		- 60 ÷ 125

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	TFI443-400	Conditions
I <sub>TAV</sub>	Mean on-state current	A	400 572	Tc=85 °C, Tc=55 °C, 180° half-sine wave, 50 Hz
I <sub>TRMS</sub>	RMS on-state current	A	628	Tc=88 °C
I <sub>TSM</sub>	Surge on-state current	kA	7,0 8,0	Tvj=125°C Tvj=25°C
I <sup>2</sup> t	Limiting load integral	kA <sup>2</sup> s	245 320	Tvj=125°C Tvj=25°C
U <sub>DRM</sub> , U <sub>RRM</sub>	Repetitive peak off-state and reverse voltage	V	2600÷3200	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open
U <sub>DSM</sub> , U <sub>RSM</sub>	Non-repetitive peak off-state and reverse voltage	V	2700÷3300	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open
(di <sub>t</sub> /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/μs	2000 1250	Tvj=125°C ; Ud=0,67 U <sub>DRM</sub> , Gate pulse : 10V, 5 Ω, 1 μs rise time, 10 μs
U <sub>RGm</sub>	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm
T <sub>stg</sub>	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷125	

**CHARACTERISTICS**

U <sub>TM</sub>	Peak on-state voltage	V	2,8	Tvj=25°C, I <sub>TM</sub> =3,14 I <sub>TAV</sub>
U <sub>T(TO)</sub>	Threshold voltage	V	1,45	Tvj=125°C
R <sub>T</sub>	On-state slope resistance	mΩ	0,95	1,57 I <sub>TAV</sub> < I <sub>T</sub> <4,71 I <sub>TAV</sub>
I <sub>DRM</sub> I <sub>RRM</sub>	Repetitive peak off-state and reverse current	mA	100 100	Tvj=125°C, UD = U <sub>DRM</sub> UR = U <sub>RRM</sub>

CHARACTERISTICS							
Symbols and parameters		Units	TFI443-400		Conditions		
I <sub>L</sub>	Latching current		A	8	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs		
I <sub>H</sub>	Holding current		A	0,5	Tvj=25°C, UD=12V, Gate open		
UGT	Gate trigger direct voltage		V	2,5 5,0	Tvj=25°C, Tvj=-60°C	UD=12V	
IGT	Gate trigger direct current		A	0,3 0,8	Tvj=25°C, Tvj=-60°C		
UGD	Gate non-trigger direct voltage		V	0,25	Tvj=125°C, UD = 0,67 U <sub>DRM</sub> Direct gate current		
IGD	Gate non-trigger direct current		mA	10			
t <sub>gd</sub>	Delay time		µs	2,5	Tvj=25°C, UD=500V IT <sub>M</sub> = 400 A		
t <sub>gt</sub>	Turn-on time		µs	4,0			
t <sub>q</sub>	Turn-off time		µs	50÷63 63÷80	Tvj=125°C, IT <sub>M</sub> =400 A di <sub>R</sub> /dt=10 A/µs, U <sub>R</sub> =100V UD = 0,67 U <sub>DRM</sub> du <sub>D</sub> /dt=50 V/µs du <sub>D</sub> /dt=200 V/µs		
Q <sub>rr</sub>	Recovered charge		µC	700			
trr	Reverse recovery time		µs	7,0	Tvj=125°C, IT <sub>M</sub> =400 A di <sub>R</sub> /dt=50 A/µs, U <sub>R</sub> =100V		
I <sub>RRM</sub>	Peak reverse recovery current		A	200			
(dud/dt) <sub>crit</sub>	Critical rate of rise of off-state voltage		V/µs	500 1000	Tvj=125°C, UD = 0,67 U <sub>DRM</sub> Gate open		
R <sub>thjc</sub>	Thermal resistance junction to case		°C/W	0,034			

ORDERING							
	TFI	443	400	30	7	2	1
	1	2	3	4	5	6	7

- Fast thyristor with interdigitated gate structure.
- Design version.
- Mean on-state current, A.
- Voltage code (30=3000 V).
- Critical rate of rise of off-state voltage ( $6 \geq 500 \text{ V/}\mu\text{s}$ ,  $7 \geq 1000 \text{ V/}\mu\text{s}$ ).
- Group of turn-off time ( $\text{du}_D/\text{dt}=50 \text{ V/}\mu\text{s}$ ,  $1 \leq 63 \mu\text{s}$ ,  $2 \leq 50 \mu\text{s}$ ).
- Group of turn-on time ( $1 \leq 4 \mu\text{s}$ ).

